• 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
返回

电子发烧友 电子发烧友

  • 全文搜索
    • 全文搜索
    • 标题搜索
  • 全部时间
    • 全部时间
    • 1小时内
    • 1天内
    • 1周内
    • 1个月内
  • 默认排序
    • 默认排序
    • 按时间排序
大家还在搜
  • TMS570LS10206-PGE,pdf(RISC Fla

    certified for use in IEC 61508 SIL3 safety systems. The safety architecture includes Dual CPUs in lockstep, CPU and Memory Built-In Self Te

    2010-12-01 22:57

  • TMS570LS10106-PGE,pdf(RISC Fla

    certified for use in IEC 61508 SIL3 safety systems. The safety architecture includes Dual CPUs in lockstep, CPU and Memory Built-In Self Te

    2010-12-01 23:13

  • TMS570LS10116-ZWT,pdf(RISC Fla

    certified for use in IEC 61508 SIL3 safety systems. The safety architecture includes Dual CPUs in lockstep, CPU and Memory Built-In Self Te

    2010-12-01 22:58

  • TMS570LS10216-PGE,pdf(RISC Fla

    certified for use in IEC 61508 SIL3 safety systems. The safety architecture includes Dual CPUs in lockstep, CPU and Memory Built-In Self Te

    2010-12-01 22:54

  • TMS570LS10206-ZWT,pdf(RISC Fla

    certified for use in IEC 61508 SIL3 safety systems. The safety architecture includes Dual CPUs in lockstep, CPU and Memory Built-In Self Te

    2010-12-01 22:55

  • TMS570LS10216-ZWT,pdf(RISC Fla

    certified for use in IEC 61508 SIL3 safety systems. The safety architecture includes Dual CPUs in lockstep, CPU and Memory Built-In Self Te

    2010-12-01 22:47

  • TMS570LS10116-PGE,pdf(RISC Fla

    certified for use in IEC 61508 SIL3 safety systems. The safety architecture includes Dual CPUs in lockstep, CPU and Memory Built-In Self Te

    2010-12-01 22:59

  • TMS570LS10106-ZWT,pdf(RISC Fla

    certified for use in IEC 61508 SIL3 safety systems. The safety architecture includes Dual CPUs in lockstep, CPU and Memory Built-In Self Te

    2010-12-01 23:01

  • 核间通信(IPC)解决方案

    以运行在不同的模式,比如A72可以运行的SMP模式,双核R5F可以运行在Lockstep或Split Mode上,因此,核间通信方案要充分利用硬件提供的机制,实现高效的核间通信,从而充分发挥Soc的整体性

    2022-11-03 07:26