• 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
返回

电子发烧友 电子发烧友

  • 全文搜索
    • 全文搜索
    • 标题搜索
  • 全部时间
    • 全部时间
    • 1小时内
    • 1天内
    • 1周内
    • 1个月内
  • 默认排序
    • 默认排序
    • 按时间排序
大家还在搜
  • SN74 - 电子发烧友

    SN74是TI的74系列产品,TI在生产74系列逻辑器件的时候用SN为前缀,它和其他的厂家生产的74系列产品功能管脚是一样的,在性能上没有什么不同。

    2.1w次浏览

  • 请问SN74系列的芯片是用于什么方面的?

    SN74系列的芯片是用于什么方面的

    2018-07-05 13:23

  • SN54136,SN54LS136,SN74136,SN74

    SN54136,SN54LS136,SN74136,SN74LS136英文资料

    2010-08-05 16:36

  • SN54221,SN54LS221,SN74221,SN74

    SN54221,SN

    2010-08-20 17:26

  • SN54273,SN54LS273,SN74273,SN74

    These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input.

    2010-07-29 16:45

  • SN54164,SN54LS164,SN74164,SN74

    These 8-bit shift registers feature gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first

    2010-08-03 20:42

  • SN74ALS620A, SN74ALS621A, SN74

    These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation allows for maximum flexibility in timing. These devices allow data transmission from the A

    2010-07-23 18:09

  • SN74ALS638A, SN74ALS639A, SN74

    These octal bus transceivers are designed for asynchronous two-way communication between open-collector and 3-state buses. The devices transmit data from the A bus (open-collector) to the B bus (3 state) or from the B bus to the A bus,

    2010-07-23 18:14

  • SN54ALS534A, SN74ALS534A, SN74

    These octal D-type edge-triggered flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bid

    2010-07-26 17:43

  • SN54145,SN54LS145,SN74145,SN74

    These monolithic BCD-to-decimal decoder/drivers consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input date available for decoding by the NAND gates. Full decoding of valid BCD i

    2010-08-12 15:45

  • SN54LS646 THRU SN54LS649, SN74

    These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

    2010-07-22 16:20