{"error":{"root_cause":[{"type":"query_shard_exception","reason":"failed to create query: {\n \"regexp\" : {\n \"keyword\" : {\n \"value\" : \".*ADN2815,pdf datasheet (Clock a.*\",\n \"flags_value\" : 65535,\n \"max_determinized_states\" : 10000,\n \"boost\" : 1.0\n }\n }\n}","index_uuid":"SON-ziQURzKK3JljPlVlCQ","index":"recommend_keyword_search_v1"}],"type":"search_phase_execution_exception","reason":"all shards failed","phase":"query","grouped":true,"failed_shards":[{"shard":0,"index":"recommend_keyword_search_v1","node":"c8Ry91qkQA6igO07LZRl5w","reason":{"type":"query_shard_exception","reason":"failed to create query: {\n \"regexp\" : {\n \"keyword\" : {\n \"value\" : \".*ADN2815,pdf datasheet (Clock a.*\",\n \"flags_value\" : 65535,\n \"max_determinized_states\" : 10000,\n \"boost\" : 1.0\n }\n }\n}","index_uuid":"SON-ziQURzKK3JljPlVlCQ","index":"recommend_keyword_search_v1","caused_by":{"type":"illegal_argument_exception","reason":"expected ')' at position 34"}}}]},"status":400} ADN2815,pdf datasheet (Clock a-电子发烧友站内搜索
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
返回

电子发烧友 电子发烧友

  • 全文搜索
    • 全文搜索
    • 标题搜索
  • 全部时间
    • 全部时间
    • 1小时内
    • 1天内
    • 1周内
    • 1个月内
  • 默认排序
    • 默认排序
    • 按时间排序
大家还在搜
  • PCIe Clock Buffer-Generator-Si

    PCIe Clock Buffer : PI6C20800: 1:8 PCIe 100 MHz DifferentialHCSL Clock Buffer View Datasheet |

    2008-04-01 14:59

  • Design a Low-Jitter Clock for

    an extremely clean clock signal to make sure an external clock source does not contribute undesired noise to the overal dynamic per

    2009-04-16 16:34

  • ADN4604: 4.25 Gbps 16 × 16 Di

    ADN4604:  4.25 Gbps 16 × 16 Digital Crosspoint Switch The ADN4604 is a 16 × 16

    2009-10-31 10:56

  • 探讨下clock的基本定义(上)

    Clock分为两大类,一类是root clock,其定义指令是create_clock;另外一类是generated clock,其定义指令是create_genera

    2023-07-06 15:31

  • ADN2880: 3.2 Gbps 3.3V Low No

    ADN2880:  3.2 Gbps 3.3V Low Noise TIA for Small Form Factors The ADN2880 is a compact, high

    2009-09-23 09:51

  • 探讨下clock的基本定义(下)

    要探讨今天的主题,首先需要跟大家一起学习下clock latency这个基本概念。Clock latency通俗意义上是指clock定义点到clock sink poi

    2023-07-06 15:34

  • ADN4667 3 V LVDS Quad CMOS Dif

    ADI ADN4667 3 V LVDS Quad CMOS Differential Line Driver The ADN4667 is a quad, CMOS, Low Voltage

    2008-04-09 16:37

  • Determining Clock Accuracy Req

    Determining Clock Accuracy Requirements for UART Communications Abstract: This applicati

    2009-03-31 22:17

  • DS2152, DS2154 Clock Map

    Abstract: Application Note 354 provides a logical diagram of the clock map of the Dallas

    2009-04-20 10:21

  • ADN能否支持未来网络大规模部署需求

    近期,笔者看到ADN在中国的实践结果陆续出炉,成效显著。而很多人依旧好奇,ADN实践成效是否符合预期?

    2020-10-18 09:38