{"error":{"root_cause":[{"type":"query_shard_exception","reason":"failed to create query: {\n \"regexp\" : {\n \"keyword\" : {\n \"value\" : \".*AD676,pdf datasheet (Sampling.*\",\n \"flags_value\" : 65535,\n \"max_determinized_states\" : 10000,\n \"boost\" : 1.0\n }\n }\n}","index_uuid":"SON-ziQURzKK3JljPlVlCQ","index":"recommend_keyword_search_v1"}],"type":"search_phase_execution_exception","reason":"all shards failed","phase":"query","grouped":true,"failed_shards":[{"shard":0,"index":"recommend_keyword_search_v1","node":"-Gn7X2aRSFmN2hMyaNEUCA","reason":{"type":"query_shard_exception","reason":"failed to create query: {\n \"regexp\" : {\n \"keyword\" : {\n \"value\" : \".*AD676,pdf datasheet (Sampling.*\",\n \"flags_value\" : 65535,\n \"max_determinized_states\" : 10000,\n \"boost\" : 1.0\n }\n }\n}","index_uuid":"SON-ziQURzKK3JljPlVlCQ","index":"recommend_keyword_search_v1","caused_by":{"type":"illegal_argument_exception","reason":"expected ')' at position 33"}}}]},"status":400}
The AD676 is controlled by two signals: SAMPLE and CLK, asshown in Figures 2a and 2b. It is assumed
2009-09-09 14:29
AD676 - 16-Bit 100 kSPS Sampling ADC - Analog Devices
2022-11-04 17:22
AD676:16位平行100 ksps采样ADC数据Sheet
2021-04-29 18:42
我想用ad676做一个模拟信号采集转换,但是不知道怎么写控制程序啊!求大神
2016-04-22 10:50
与内部电容阵列断开,输入信号采样过程结束。值得注意的是采样期间AD676忽略掉输入的时钟脉冲,应用中为防止输入时钟脉冲对输入信号干扰,采样期间最好切断时钟脉冲的输入。
2018-06-11 10:11
BOARD EVAL SAMPLING ADC AD676
2023-03-30 11:47
希望大家给点资料和建议
2012-11-10 11:07
The AD677 is controlled by two signals: SAMPLE and CLK,as shown in Figure 2. It is assumed that the part has been calibratedand the digital I/O pins have the levels shown at the startof the timing diagram.
2009-09-09 14:32
The AD7819 is a high speed, microprocessor-compatible, 8-bitanalog-to-digital converter with a maximum throughput of200 kSPS. The converter operates off a single 2.7 V to 5.5 Vsupply and contains a 4.5 μs successive approximat
2009-09-05 09:02
The AD7856 is a high speed, low power, 14-bit ADC that operatesfrom a single 5 V power supply. The ADC powers up witha set of default conditions at which time it can be operated as aread only ADC. The ADC contains self-calibrat
2009-09-09 08:39