• 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
返回

电子发烧友 电子发烧友

  • 全文搜索
    • 全文搜索
    • 标题搜索
  • 全部时间
    • 全部时间
    • 1小时内
    • 1天内
    • 1周内
    • 1个月内
  • 默认排序
    • 默认排序
    • 按时间排序
大家还在搜
  • 华为回应停止的背后是华为员工管理进阶 阿里京东也停止?

    华为停止?阿里京东也停止?近日华为内部发布的《关于落实公司人才供应策略的决议》称,华为公司原则上停止普通社会招聘,不在优秀往届生、关键稀缺人才以及公司专项招聘范

    2018-10-25 10:06

  • 速递 | 芯海科技2023社会招聘

    速递 | 芯海科技2023社会招聘

    2023-02-06 11:09 芯海科技(深圳)股份有限公司 企业号

  • 突发!任正非:谁,处分谁!

    此次任总表态,证明华为一般性大门确实关闭了!

    2019-04-08 15:44

  • 任正非表示:公司停止对一般性岗位的

    公司已经发文停止对一般性岗位的,谁偷偷,要处分、问责。

    2019-04-08 15:38

  • 【AMD】BIOS Engineer

    AMD超威半导体上海研发中心招聘 BIOS Engineer,请有意向者将 简历发送到 Maggie1.Zhang@amd.com 以及 Cherry.Zhang@amd.com Location:Shanghai Job Description: Senior/MTS BIOS Engineer in Shanghai PREFERRED EXPERIENCE: o MTS candidate: BS-CS/BS-EE with at least 7 years experience or 5+ years experience for MS with BIOS, firmware, or system software development o Sr. Engineer candidate: BS-CS/BS-EE with at least 5 years experience or 3+ years experience for MS with BIOS, firmware, or system software development o Strong Knowledge about ACPI, USB, PCIE, SATA and other PC industry standard o Good at X86 assembly and C language o Familiar with at least one BIOS code base (Award, AMI, Insyde or Phoenix BIOS). o Strong communication skills o UEFI experience is required o Experience in ARM development is a plus. o Experience in encryption / decryption firmware development is a plus. o Experience in BIOS related tools development is a plus. o Experience in Video BIOS development is a plus. o Fluent in both written and spoken English. Key responsibilities and tasks o Design, develop, and debug BIOS (System Software) or UEFI Firmware for internal/external systems and platforms that use AMD APU/CPU, AMD chipset, and 3rd party chipsets. o Participant in day-to-day BIOS development work using PC assembly and C languages; will need to interact with internal organizations, BIOS vendors, and customers. o Comfortable working with PC hardware and platform issues o Must have strong system debugging skills o Design BIOS features required by AMD APU/CPU and chipset; o Develop BIOS features for AMD new platforms designed in house or externally; sustain existing BIOS; debug BIOS and system related issues; o Assist APU/CPU validation, platform validation, and debug engineers to develop/debug system and silicon issues; o Provide consultation to internal and external customers regarding AMD features and programming requirements.

    2017-06-06 17:51

  • 华为曝停止_行业就业减缓

    据北京青年报报道称,华为日前内部发文,宣布原则上停止,特殊情况除外。该文由轮值董事长签发。据了解,按照华为内部员工等级的划分,15-18级属于普通工程师和高级工程师,19级以上则为技术专家和高级

    2018-11-04 09:37

  • 【AMD】Debug Engineer

    AMD超威半导体上海研发中心招聘 Debug Engineer,请有意向者将简历以附件形式发送到 Cherry.Zhang@amd.com 以及 Maggie1.Zhang@amd.com Job Summary: Flexible debug resource working with global and local engineering teams to resolve system, software, and silicon issues.Assignments from pre-silicon to po st product launch. Job Responsibilities: Support silicon (CPU or Graphics North Bridge) design, test, productization for internal and external designs and will provide solutions to external and internal customers. 1. Triage/debug silicon and system issues with software, platform design and silicon design teams 2. Drive silicon, software, and platform level issues to closure. 3. Communicate and document results via tracking system 4. Participate with various teams to drive results. Job Requirements: 1. Familiar with computer system and SOC from both hardware and software perspective. 2. Coding experience(C, Assembly is preferred, scripting languages) 3. Working experience with any of following areas: Board design, BIOS/EC development, OS/Driver development 4. Basic knowledge of test equipment (scope, multi-meter, etc.) 5. Basic understanding of UNIX/Linux system. 6. Proficient English and Mandarin (listening, writing and speaking). 7. Self-motivated and able to work independently and effectively to meet time requirements.

    2017-06-06 17:50

  • 【AMD】Graphics Driver Software Engineer

    AMD超威半导体上海研发中心招聘 Graphics Driver Software Engineer,请有意向者将简历发送到 Cherry.Zhang@amd.com 以及 Maggie1.Zhang@amd.com Location:Shanghai RESPONSIBILITIES: o Architect, Design and implement Graphics drivers and associated software for AMD ASICs. o Closely interact with ASIC Design team, HW qualification teamin new feature definition and bring up for future product generation. o Improve customer satisfaction and product Quality by timely fixing customer reported issues and interacting with customer. o Accountable on time delivery of deliverables. o Involves collaboration on or assuming the consultative or leadership responsibilities for a specific project or for product development initiatives. o Is required to deal with internal groups on behalf of the group or project. o Has accountability for results in a particular area of work. o May have limited accountability for a small number of engineers related to projects (2-5), (e.g., be involved in any of the following activities: interview and selection, day-to-day technical supervision or mentoring). REQUIREMENTS: o Excellent software architecture and programming skill, proven tracking record as a must o Solid knowledge of graphics driver development under Microsoft Windows or Linux. o Solid knowledge of PC architecture or Graphics architecture as a plus o Solid knowledge of Windows and Linux kernel as a plus. o Self-motivated to quick ramp-up and adaptive to learn new things in a fast pace workgroup o Strong sense of ownership and technical communication skill o Fluent in writing and speaking English EDUCATION: o BS + 5-8 years or MS/PhD + 3-5 years

    2017-06-06 17:47

  • 【AMD】Physical Design Engineer

    AMD上海研发中心热Senior /MTS/SMTS Engineer of Physical Design,请感兴趣的候选人把 简历以附件形式发送到Maggie1.Zhang@amd.com

    2017-06-06 17:46

  • 【Marvell】Senior Physical Design Engineer

    JobTitle: Senior Physical Design EngineerLocation:Shanghai/NanjingDepartment:Switching R&D Essentialskills: MS in EErequired.·Proventrack records of working independently on place-and-routeproject running and DRC/LVS/ERC/Antenna debugging skills·Experiencewith Magma or Synopsys place-and-route tool set and physical design projectimplementation.·Goodprogramming skill. ·Capable ofwriting Tcl or Perl.·Familiarwith synthesis, static timing analysis.·Self-motivatedteam worker, good verbal and written communication skills in English.·Technicaland team leadership proffered. Previous management experience highly desired.·Experiencewith synthesis, DFT, and verification is preferred. KeyResponsibilitiesDepending onexperience, key responsibilities will involve some of the following:·ICimplementation from netlist to gdsii, with synthesis,floorplanning, place and route, timing closure, andphysical verification.·As a keymember of physical design team, your will work on one of most advanced and themost complex chip Marvell designed.·Leading ateam of physical design engineers and resolving the technical related issues.·Crosstalkanalysis, power analysis, and static timing analysis.·Writescripts in Tcl to improve productivity. If you have any interest in the position, please send your bilingual resume as attachments to emilyye@vendor.marvell.com Subject of your email should be “Your Name_University_Applied Position Title”

    2014-10-15 11:52